Silicon detectors based on the HV-CMOS technology are being investigated as possible candidate for the outer layers of the ATLAS pixel detector for the High Luminosity LHC. In this framework the H35Demo ASIC has been produced in the 350 nm AMS technology (H35). The H35Demo chip has a large area (18.49 × 24.40 mm 2 ) and includes four different pixel matrices and three test structures. In this paper the radiation hardness properties, in particular the evolution of the depletion region with fluence is studied using edge-TCT on test structures. Measurements on the test structures from chips with different substrate resistivity are shown for non irradiated and irradiated devices up to a cumulative fluence of 2 · 10 15 1 MeV n eq /cm 2 .
Introduction
The High Luminosity Large Hadron Collider (HL-LHC) [1] is currently planned to start operating in 2026. The project foresees an improvement of the luminosity capability up to 7.5 · 10 34 cm −2 s −1 corresponding to an average of 200 proton-proton interactions per bunch crossing.
The ATLAS detector will need to be upgraded to cope with the luminosity of the HL-LHC. The new detector will need to sustain a higher trigger rate with a higher level of pileup and the innermost layer of the pixel detector will have to maintain good performances up to fluences of the order of 10 16 1 MeV n eq /cm 2 . In order to meet these requirements the current ATLAS Inner Detector will be replaced by a full silicon detector named Inner Tracker (ITk).
The current design foresees nine silicon layers, with the inner five made of pixel detectors and the outer ones of strip detectors. The total surface of the pixel detector is estimated to be of the order of 10 m 2 , being the largest pixel detector ever built. The ITk innermost layers will consist of hybrid detectors, with silicon sensors bump-bonded to front-end chips. This is currently the most radiation hard solution but, mostly due to bump-bonding, its production cost is high. Thus a more cost effective solution is being investigated for the outer layers where the level of radiation is about an order of magnitude lower and the requirements can be relaxed.
High voltage CMOS (HV-CMOS) is a reliable technology commonly used in the industries but still new in the field of particle detectors which is a candidate for the outermost layer of the pixel detector. Such as standard CMOS and monolithic active pixel sensors (MAPS) it offers the opportunity to produce thin sensors with in-pixel analog and digital electronics. In addition it allows to apply bias voltages of the order of 100 V. The higher bias gives a larger depleted volume and makes the charge collection faster since its main contribution comes from the drift of the charge carriers and not from their diffusion. HV-CMOS technologies can be used to produce fully monolithic sensors, where no additional front-end chip is required, or capacitively coupled devices where the chip sensor is connected to a read-out chip with non conducting glue. The opportunity of using a commercial technology and avoiding bump-bonding makes HV-CMOS devices a cost effective alternative to the standard hybrid detectors. During the last years HV-CMOS devices from different foundries, with different technologies and on different substrate resistivities have been investigated [2] [3] [4] [5] . The results show an initial increase of the depletion depth after irradiation described by an effective reduction of the acceptor concentration in the substrate. This phenomenon, known as acceptor removal, was found to depend on the initial acceptor concentration and thus on the substrate resistivity.
In this paper the evolution of the depletion depth with irradiation on sensors produced in the AMS H35 technology [6] with silicon wafers of different resistivities is presented. All the sensors included in this study present the same test structure allowing a direct comparison of the results. An irradiation campaign up to 2 · 10 15 1 MeV n eq /cm 2 has been carried out to investigate radiation damages equivalent to the ones expected after 10 years of operation at the HL-LHC in the outer pixel layer.
In section 2 a description of the chip and its test structure is given. Section 3 describes the experimental set-up and the measurements before and after the samples irradiation are discussed in sections 4 and 5 respectively. Conclusions are presented in section 6.
The H35Demo chip
The H35Demo ASIC [7] is a demonstrator chip produced in the 350 nm AMS technology by the collaboration of the Karlsruhe Institute of Technology (KIT), the Institut de Física d'Altes Energies of Barcelona (IFAE), the University of Geneva and the University of Liverpool. It is a large area chip, 18.49 × 24.40 mm 2 , developed to investigate the possibility to install this technology in the ATLAS ITk. The usual substrate wafer resistivity for high energy physics application is of the order of the kΩcm while the standard value for the AMS H35 is 20 Ωcm. Nevertheless the H35Demo chip has been produced in addition also on wafers of non standard resistivities: 80 Ωcm, 200 Ωcm and 1 kΩcm.
Pixel Matrices
The H35Demo chip contains four pixel matrices: a standalone nMOS matrix, two analog matrices and a standalone CMOS matrix. The pixel size is 50 × 250 µm 2 in all the matrices while the number of pixels is 16 rows × 300 columns in the nMOS and CMOS matrices and 23 rows × 300 columns in the analog matrices. The sensors are implemented through the p-n junctions made by the deep N wells in the p-doped substrate.
Different pixel flavours are included in the matrices, each one with different characteristics in terms of in-pixel electronics: in the standalone nMOS matrix half of the pixels have time-walk compensation, the analog matrices have five total pixel flavours for different amplification gains and speeds, the CMOS matrix contains only one pixel flavour, see figure 1 .
Each pixel of the matrices has an output attached to a pad for interconnection to a FE-I4 chip [8] . Both analog and standalone matrices can be read out through the FE-I4 chip allowing to test the performance of the standalone matrices in the monolithic and capacitively coupled configurations. 
H35Demo test structure
In addition to these four matrices the chip also contains three test structures. Two 3 × 3 matrices that differ in the pixel size and in the presence of in-pixel amplification, and a test structure for capacitance measurement.
The subject of this study is a test structure made of a 3 × 3 pixel matrix. Each pixel of 50 × 250 µm 2 contains three deep N wells: a central N well of 50 × 110 µm 2 containing a deep P well, and two external wells of 50 × 70 µm 2 , see figure 2 . The pixels of this test structure are identical to those of the matrices except that the in-pixel electronics are not present. The signal of the central pixel (marked in red in figure 2 ) and of the surrounding eight pixels, shorted together, can be read out separately.
The devices tested for this study are three samples from 700 µm thick wafers of different nominal resistivities: 80 Ωcm (Sensor 1), 200 Ωcm (Sensor 2) and 1 kΩcm (Sensor 3). The test structures are biased through a bias grid on the top surface running along the pixel perimeter, see figure 2 . For all the plots shown in this paper the coordinate reference system shown in figure 2 is used. 
TCT Set-up
The purpose of the measurements carried out is to measure the charge collected at different distances from the implant surface. To perform these measurements a scanning Transient-Current-Technique (TCT) set-up from Particulars has been used [9]. The set-up consists of a 1064 nm infra-red (IR) pulsed laser that illuminates the detector under test (DUT) which is mounted on a movable stage. The IR light penetrates the silicon and generates electron-hole pairs along its trajectory. Since the attenuation length in silicon of IR light is larger than the pixel size, the generation of electron-hole pairs can be considered uniform along the pixel. The laser intensity has to be low enough to avoid plasma effects that can modify the electric field in the bulk. The laser spot at its focus has a σ ∼ 8 µm. The optical system can be moved along the laser beam axis to focus the laser on the DUT.
The charge generated by the laser moves under the effect of the electric fields and induces a current pulse (waveform) that is acquired. The purpose of the TCT is to measure the current waveform induced by the charge carriers generated by a light pulse. The duration and repetition rate of the laser pulse are adjustable and their values have been set respectively to 500 ps and 1 kHz. The usual step size of the movable stages is 1 µm.
The current waveform is amplified with a 53 dB broadband amplifier and read out through a DRS4 evaluation board with 700 MHz of bandwidth and 5 GSPS of sampling rate. The DRS4 has four input channels, two of them are used to read out the waveforms from the central and the outer pixels of the test structure, another reads out the signal form the laser driver used to trigger the data acquisition and the fourth channel acquires the signal from the beam monitoring system. This last signal is generated splitting the laser pulse to illuminate a monitoring diode in addition to the DUT. It is important to monitor the laser intensity that, during long scans, can vary significantly due to changes in environmental conditions such as the room temperature.
Edge TCT
In order to study the evolution of the depletion depth the sensors are mounted on a special holder that allows to point the laser on the sensor edge rather than its top surface, in a configuration called edge-TCT [10] . The edge surface is polished to avoid undesired scattering of the laser light entering into the sensor substrate. The edge is first smoothed with the use of a polishing sheet with diamond grains of 3 µm and then with a diamond paste of 1 − 10 µm grain size.
Depletion depth measurement
A MIP crossing a silicon sensor perpendicular to the surface induces a signal whose amplitude is proportional to the depth of the depleted volume. For this reason it is important to know the evolution of the depletion depth with voltage and irradiation. To measure the voltage dependence of the depletion depth a scan along the thickness of each sensor is performed at increasing values of the bias voltage from 0 V to the maximum applicable one in steps of By scanning each sensor through its thickness it is possible to obtain the charge collection profiles, shown in figure 4 . The plots show how by increasing the bias voltage the charge is collected to larger depth in the sensors as expected.
The charge collection profiles of sensors 1 and 2, for high enough bias voltage, show a plateau from the sensor surface to the end of the depletion depth pointing out a good charge collection uniformity along the whole space charge region. The left and right edges are smeared out mainly due to the finite laser width. The profile of sensor 3 shows instead that the charge collected by the central pixel increases with the depth until the end of the depleted volume is reached. A possible source of this effect can be the front biasing, comparison with simulations and with back side biased sensors are needed for a better understanding. However this phenomenon still allows to perform the depletion depth measurement that is taken as the full width at half maximum (FWHM) of the charge collection profiles. For sensor 3 the maximum on the sensor surface side is taken as reference for the FWHM computation. The depletion depth measured on the three DUTs for different bias voltage are shown in figure 5 . The charge collection maps for sensors 1 and 3 are shown in figure 6 pointing out the uniformity of charge collection along the x coordinate. There is no significant gap between the N wells within the pixel or between the pixels. It is also visible that the increase of collected charge with depth in sensor 3 is uniform along x and corresponds to a reduction of the charge collected by its neighbours on the laser trajectory meaning that the charge carriers are collected by the central pixel although they where generated underneath its neighbours.
The relation between the depth of the depleted volume and the bias voltage applied to a diode is given by the equation:
where d 0 is the effective depletion depth at V = 0 V, εε 0 is the silicon permittivity, µ the .1 assumes that the bias voltage is applied from the back while in the case of the sensors used for this study the bias is applied from the top. Despite the approximation given by this model, the measured resistivity obtained by fitting the depletion depth against the bias voltage agrees with its nominal value for samples 1 and 2 where the fits return a value of 50 ± 11 Ωcm and 230 ± 49 Ωcm respectively. The measured resistivity of sample 3 is 4500 ± 300 Ωcm, significantly larger than the nominal value of 1 kΩcm.
The fits in figure 5 shows a negative value of d 0 for sensors 2 and 3 as if a turn-on threshold voltage has to be reached to make the sample able to collect charge. This effect is still under investigation, a better resolution is needed to study the charge collection profile at low voltages.
Irradiation campaign
An irradiation campaign has been carried out at the TRIGA reactor of the Jožef Stefan Institute in Ljubljana [11] . The sensors studied before irradiation have been irradiated up to a fluence Φ of 2 · 10 15 1 MeV n eq /cm 2 with the following intermediate steps: 2 · 10 14 1 MeV n eq /cm 2 , 5 · 10 14 1 MeV n eq /cm 2 and 10 15 1 MeV n eq /cm 2 . After each irradiation the depletion depth as a function of the bias voltage has been measured with edge-TCT, the results are shown in figure 7 .
In sensors 1 and 2 the depth of the depleted volume initially increases with irradiation reaching a maximum after a cumulated fluence of 10 15 1 MeV n eq /cm 2 and decreases after exposition to a total fluence of 2 · 10 15 1 MeV n eq /cm 2 remaining still larger than the depletion depth before irradiation. On the contrary sensor 3 show a reduction of the depletion depth since the first step of irradiation at 2 · 10 14 1 MeV n eq /cm 2 . A depletion depth larger than 30 µm can be achieved at any of the tested fluences on all the tested devices. After irradiation to 2 · 10 15 1 MeV n eq /cm 2 a depletion depth larger than 50 µm can be reached.
The effect radiation has on the depletion depth can be explained as a radiation induced change in the effective substrate resistivity. Writing the resistivity in terms of the effective doping concentration N ef f , using the relation ρ = 1/µeN ef f where e is the elementary electric charge, equation 4.1 becomes:
The evolution of N ef f with fluence Φ eq is described by
where the N ef f 0 is the initial doping concentration, N c and c describes the size and the speed of the acceptor removal effect and the g c describes the radiation induced acceptor introduction [12] . Equation 5.1 can be used to obtain the value of N ef f for each sensor and fluence by fitting the plots in figure 7 and equation 5.2 can subsequently be used to fit N ef f against the fluence, see figure 8 and table 1.
Due to the low value of N ef f 0 in sensor 3 the contribution of the acceptor removal term is negligible for the fluence range studied while for sensors 1 and 2 it dominates until a fluence of about 1 · 10 15 1 MeV n eq /cm 2 . The parameters of function 5.2 shown in table 1 match with previous results [3, 4] obtained for devices of 10 Ωcm, 20 Ωcm and 100 Ωcm. Measurements on back biased thin devices could reduce the uncertainties on the values of table 1 since all the assumptions of the model described by equation 4.1 would apply.
Conclusions
The depletion depth of the H35Demo chip was studied before and after irradiation up to a fluence of 2 · 10 15 1 MeV n eq /cm 2 on test structures on chips from different substrate resistivities: 80 Ωcm, 200 Ωcm and 1 kΩcm. Before irradiation the measured resistivities match with the nominal ones for the sensors of lower resistivity while the measured resistivity of the 1 kΩcm sample resulted to be about four times larger. The measurements carried out during the irradiation campaign show that the space charge region of sensors with substrate resistivity of 80 and 200 Ωcm increases with irradiation up to a fluence of 1 · 10 15 1 MeV n eq /cm 2 and decreases for higher fluences. Up to a fluence of 2 · 10 15 1 MeV n eq /cm 2 the depletion depth is always larger than the one obtained before irradiation. The sensor with a substrate resistivity of 1 kΩcm instead shows a notable reduction of the space charge region since the first irradiation step at 2 · 10 14 1 MeV n eq /cm 2 . Nevertheless it is possible to achieve a depletion depth bigger than 30 µm on all the tested devices at any of the tested fluences. This result does not point out any preferred or rejected resistivity value. Work is on-going to readout the pixel matrices in order to test the H35Demo chip performance in beam tests.
